



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/886,577		06/21/2001	Richard S. Roy	1263-0009US	6631	
32375	7590	02/13/2004		EXAMI	EXAMINER	
SHREEN I	<b></b>		BAKER, PAUL A			
12900 PRESTON ROAD SUITE 1200, LB-15				ART UNIT	PAPER NUMBER	
	ALLAS, TX 75230 2188			2188	1,1	
				DATE MAILED: 02/13/2004	. 7	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application N	o. Applicant(s)					
	09/886,577	ROY, RICHARD S.					
Office Action Summary	Examiner	Art Unit					
	Paul A Baker	2188					
The MAILING DATE of this commun	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD F THE MAILING DATE OF THIS COMMUN  - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comr  - If the period for reply specified above is less than thirty (3  - If NO period for reply is specified above, the maximum st  - Failure to reply within the set or extended period for reply Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, he nunication. 0) days, a reply within the statutory ratutory period will apply and will expiwill, by statute, cause the applicatio	owever, may a reply be timely filed minimum of thirty (30) days will be considered timely. ire SIX (6) MONTHS from the mailing date of this commin to become ABANDONED (35 U.S.C. § 133).	unication.				
Status							
1) Responsive to communication(s) file	ed on 21 June 2001.						
·	2b)⊠ This action is non-f	īnal.					
3) Since this application is in condition	for allowance except for f	formal matters, prosecution as to the me	erits is				
closed in accordance with the practi	ce under <i>Ex parte Quayle</i>	e, 1935 C.D. 11, 453 O.G. 213.	•				
Disposition of Claims							
4) ⊠ Claim(s) <u>1-20</u> is/are pending in the a 4a) Of the above claim(s) is/a 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-4,11-13 and 15-20</u> is/are 7) ⊠ Claim(s) <u>5-10 and 14</u> is/are objected 8) □ Claim(s) are subject to restrict	re withdrawn from consider rejected.						
Application Papers							
9) The specification is objected to by the specification is objected to by the specific to the	a) accepted or b) concion to the drawing(s) be he the correction is required if	eld in abeyance. See 37 CFR 1.85(a). the drawing(s) is objected to. See 37 CFR 1	* *				
Priority under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date							
Notice of Draftsperson's Patent Drawing Review (F3) Information Disclosure Statement(s) (PTO-1449 or Paper No(s)/Mail Date	PTO/SB/08) 5) [	Paper No(s)/Mail Date  Notice of Informal Patent Application (PTO-15.  Other:	2)				



Art Unit: 2188

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 11 is rejected under 35 U.S.C. 102(b) as being anticipated by Handy "The Cache Memory Book".

Handy discloses in Figure 2.4b a semiconductor memory circuit having a plurality of hierarchically organized levels, comprising the steps of:

initiating a data access operation for accessing data in said semiconductor memory circuit (outward arrow from CPU on address line);

determining if said data is available in a first level memory portion of said semiconductor memory circuit (arrow entering cache-tag);

if not, accessing said data in a next level memory portion of said semiconductor memory circuit (arrow along address feeding through address buffer into main memory); and

selectively loading said data accessed from said next level memory portion into said first level memory portion in a substantially simultaneous loading operation (arrows on data bus feeding cache data memory and CPU simultaneously).



Art Unit: 2188

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Handy "The Cache Memory Book" in view of Barroso et al. US Patent 6,675,265.

In regards to claim 1, Handy discloses a semiconductor memory circuit having a plurality of hierarchically organized levels, comprising:

a first level memory portion for storing data therein figure 2.23 L1 cache, a second level memory portion for storing data therein figure 2.23 L2 cache, and whereby data accessed from said second level memory portion is selectively loaded into said first level memory portion in a substantially simultaneous loading operation figure 2.4 arrows on data bus feeding cache data memory and CPU simultaneously.

Handy does not disclose said first level memory portion having first level Data In (DIN) and Data Out (DOUT) buffer blocks associated therewith for effectuating data operations with respect to a location in said first level memory portion, said first level DIN buffer block including Local Data In (LDIN) driver circuitry;

said second level memory portion having second level Data In (DIN) and Data Out (DOUT) buffer blocks associated therewith for effectuating data operations with respect to a location in said second level memory portion;



Art Unit: 2188

or a multiplexing circuitry disposed in said first level DIN buffer block, said multiplexing circuitry being actuatable for providing data accessed through said second level DOUT buffer block to said LDIN driver circuitry in said first level DIN buffer block,

Barroso discloses an example of the input an output buffers in figure 10c element 408, Barroso also discloses a multiplexor for selectively feeding the contents of the data out buffer to the L1 cache via Mux element 416. It is well known in the art to use data in and data out buffers in conjunction with cache memory, especially in the case where the cache uses a single port memory, this is done to prevent the need for wait states when the cache in question is busy when a request is made. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate data input and output buffers with a cache memory and a multiplexor to feed data from L2 dato output buffer to the L1 data input buffer.

In regards to claim 2, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to choose both L1 and L2 caches to consist of SRAM when one is choosing performance over cost.

In regards to claim 3, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and



Art Unit: 2188

how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to choose first level memory portion comprises SRAM and the second level memory portion comprises dynamic RAM (DRAM) when trying to strike a balance between cost and performance.

In regards to claim 4, Handy discloses in section 2.2.10 the benefit in performance when using a tertiary cache therefore it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate a third level cache and organize the cache in a manner similar to the secondary cache.

Claims 12,13,15-20 rejected under 35 U.S.C. 103(a) as being unpatentable over Handy "The Cache Memory Book" in view of common knowledge.

In regards to claim 12, Handy discloses in section 2.2.10 the benefit in performance when using a secondary cache therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the next level memory portion a second level memory portion of said semiconductor memory circuit.

In regards to claim 13, Handy discloses in section 2.2.10 the benefit in performance when using a tertiary cache therefore it would have been obvious to one of



Art Unit: 2188

ordinary skill in the art at the time of invention to make the next level memory portion a third level memory portion of said semiconductor memory circuit.

In regards to claim 15, Handy discloses that the data presented on the data bus is dependent upon the address on the address bus and in the event of an L1 cache miss, data fed from L2 to L1 is simultaneously loaded into L1 and the CPU when the address is presented to the L2 cache.

In regards to claim 16, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the first level memory portion of static random access memory (SRAM) when choosing performance over cost.

In regards to claim 17, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the first level memory portion from dynamic RAM (DRAM) when choosing cost over performance.

Art Unit: 2188

In regards to claim 18, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the next level memory portion of static random access memory (SRAM) when choosing performance over cost.

In regards to claim 19, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the next level memory portion from dynamic RAM (DRAM) when choosing cost over performance.

In regards to claim 20, Handy discloses in section 2.2.10 first two paragraphs how the design of a memory system comes down to a balancing of cost vs. performance and how DRAM is a the cheap solution and SRAM is the performance solution, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to make the first and second level memory portions from SRAM or DRAM.

Allowable Subject Matter

Art Unit: 2188

Claims 5-10 and 14 objected to as being dependent upon a rejected base claim. but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul A Baker whose telephone number is (703)305-3304. The examiner can normally be reached on M-F 10am-6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703)306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business/Center (EBC) at 866-217-9197 (toll-free).

Mano RAD MANASHAN SUDERVISORY PATENT EXAMINER TOZION